Introduction MF(M)IS (Metal-
). Only smooth areas have exhibited average rou-ehness(RMS) of 3.2nn, which has been estirnated as 11.1 nm if the hillocks will be taken into account. After annealed, the RMS has been reduced to 9.6 nm. The hillocks shown in Fig.l(a) have disappeared and the surface has been covered by uniform-sized SBT grains as large as 80 nm ( Fig.l(b) ). Roughness of SBT surface is considered to induce leakage current into the layer, which will severely degrade the retention characteristics.
XRD patterns of Fig.2 show that the annealed sample has a higher SBT (105) (Fig.3) C-V hysteresis loops for an as-deposited AUSBT/ SiON/Si (Fig.a(a) ) and an annealed PI/SBT/SiON/Si Gig.a@)) have been measured. The loop for rhe as-deposited MFIS has shown a amall negative voltage shift. The as-deposited sanple has shown a nremory window of 2.0V at sweeping voltage from -15V to +15V Fig.a(a) ). The annealed sample, on the other hand, has shown little voltage shift with a nrcmory window of Z.ZV at sweeping voltage from -10V ro +10V (Fig.a@) ). This result nrcans that the annealed MFIS can be operated by lower voltage than the as-deposited, meaning lower leakage through the MFIS and better squareness in SBT hysteresis than the as-deposited. 5n
